


Read Doc

COST-EFFECTIVE METHODS FOR HIGH-SPEED NANOMETER CMOS VLSI DESIGN



Condition: New. Publisher/Verlag: LAP Lambert Academic Publishing | Interconnect and Circuits | The semiconductor industry has been following Moore's law over the past five decades due to the continuous CMOS process technology scaling. This scaling has led to reduced integrated circuit cost, higher integration density and better design performance. On the other hand, many new design challenges have been introduced due to scaling, and these challenges become more significant when migrating from one technology node to a newer one...

Download PDF Cost-effective Methods for High-speed Nanometer CMOS VLSI Design

- Authored by Akl, Charbel
- Released at -



Filesize: 1.62 MB

Reviews

It is great and fantastic. It can be written in easy phrases and never hard to understand. You will not really feel monotony at any time of your respective time (that's what catalogues are for concerning if you request me).

-- **Michel Halvorson**

A superior quality publication and the font employed was exciting to read through. It is among the most awesome book I have read. I am effortlessly could get a enjoyment of reading a created publication.

-- **Ettie Kutch**

Absolutely among the finest pdf I have got possibly read. I am quite late in start reading this one, but better than never. It is extremely difficult to leave it before concluding, once you begin to read the book.

-- **Prof. Lois Cormier II**